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Abstract
With the conventional directed testbench, it is highly improbably to handle verification of
current complex Integrated Circuit (IC) designs, because a person has to manually create
every test case. The greater the complexity of the designs, the higher the probability of bugs
appearing in the code. Increasing complexity of ICs has created a necessity for performing
verification on designs with an advanced, automated verification environment. Ideally this
would eliminate chip re-spins, minimizing the time required to enable checking of all the
design specifications, ensuring 100% functional coverage. This paper deals with the design
of Synchronous FIFO using Verilog. A FIFO (First-In-First-Out) is a memory queue, which
controls the data flow between two modules. It has control logic embedded with it, which
efficiently manages read and write operations. It has the capability to notify the concerned
modules regarding its empty status and full status to help ensure no underflow or overflow
of data. This FIFO design is classified as synchronous, as clocks control the read and write
operations. Both read and write operations happen simultaneously using of Dual port
RAM or an array of flip-flops in the design. After designing the Synchronous FIFO, its
verification is carried out using the Universal Verification Methodology (UVM). A detailed
discussion about the verification plan and test results is included.
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Chapter 1
Introduction
1.1 Need for SystemVerilog
When the Verilog Hardware Description Language (HDL) was first introduced, in addition
to modeling the design behaviorally or at the Register Transfer Level (RTL), the language
was also used for creating tests. The original Verilog HDL had just few constructs that
made it cumbersome for carrying out the verification of complex chip designs [2]. Then
commercial Hardware Verification Languages (HVL) like ’OpenVera’ and ’e’ came into
existence. Companies had to invest more money for making use of these tools, and many
tried to create their own tools to carry out the verification process at ease; but it is not
so easy to create new tools in a short span of time. Over time it became apparent that
there was a need for a unified verification language, which came into existence because
of the creation of a consortium of EDA companies and interested parties called Accellera.
The resulting language, called SystemVerilog, is an extension of Verilog and inherited the
verification constructs from OpenVera. SystemVerilog has proved to create high value in
the design and implementation of a reliable, repeatable verification environment that can
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be used across different projects.
1.2 Problems in Synchronizing circuits
In digital engineering, there can be a scenario where the data exchange has to take place
between two systems operating at different clock frequencies [3], also known as clock domain
crossing. Usually, internal synchronizing circuits are used to achieve synchronization.
Flip-flops would serve as synchronizers. But, there might be a possibility of violating
the setup and hold times of the flip-flops which serve the purpose of synchronizing any
asynchronous signal with the local clock generator. Maintaining the setup and hold times
in the synchronizer is very crucial, else it would go into a metastable state. The metastable
state is an unpredictable state of the flip-flop that can often be avoided by the use of a
synchronizer. However, metastability issues can be found in synchronizing circuits which
are unavoidable and hence, usage of synchronizers is not an ideal choice for synchronizing
the data read/write operations between two systems (operating at different frequencies).
1.2.1 First-in First-out (FIFO) Module
A First-In-First-Out (FIFO) module can be used for synchronization between different
clock domains effectively solving the synchronization problem.
Module Description
A FIFO module in a digital system helps in assisting with variable-rate data transfers or to
hold/buffer data in the case of clock domain crossing to ensure no data loss in the system.
Data loss would be a serious problem in any digital system and must be avoided.
There are three kinds of FIFO:
1.3 Research goals 3
• Shift register – FIFO associated with an invariable number of stored data words.
It needs necessary synchronization between the read and the write operations. Also,
a data word will be read each and every time a new data word is written.
• Exclusive read/write FIFO – FIFO with a variable number of stored data words.
It also needs necessary synchronization between the read and the write operations
(its internal structure - being the reason behind).
• Concurrent read/write FIFO – FIFO with a variable number of stored data
words. It can support asynchronous read and write operations, hence giving rise
to two sub types, Synchronous FIFO and Asynchronous FIFO. This FIFO design
ensures synchronization between the source and the destination systems by utilizing
the control signals for writing and reading. The two systems, source and destination,
can operate at different frequencies.
More detailed explanation about the Synchronous FIFO module is provided in the upcoming
chapters, as it is the module being designed and verified in this project.
1.3 Research goals
The main goal of this research work is to construct an effective Universal Verification
Methodology (UVM) test bench to verify the synchronous FIFO module.
The objectives behind achieving this goal include:
• To gain a better understanding of the architecture of a synchronous FIFO module
considering various design specifications.
• To design a configurable synchronous FIFO module
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• To verify the synchronous FIFO module design using UVM.
• To validate if the UVM verification environment implemented is thorough in testing
the synchronous FIFO module functionality with a high level of coverage results.
1.4 Contributions
The contributions for this research work include:
• Reviewed IEEE papers and journals to get a better understanding of a Synchronous
FIFO.
• Referenced the UVM Language Reference manual to study the various UVM constructs
in detail.
• Designed a hierarchical test bench using SystemVerilog constructs and UVM libraries;
all the test bench components are properly integrated using ports and TLM interfaces.
• Verified the functionality of the Synchronous FIFO module by measuring the effec-
tiveness of the test bench in terms of coverage.
1.5 Organization
Organization of this graduate paper is as follows:
• Chapter 2: This chapter contains the background research information obtained from
reviewing various the IEEE papers and journals listed in the Reference section.
• Chapter 3: This chapter gives an in-depth description about the Universal Verification
Methodology and various components associated with it.
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• Chapter 4: This chapter provides details about the architecture of the designed
module and its working principle are provided in this chapter.
• Chapter 5: This chapter contains the explanation of each verification component of
the Synchronous FIFO design along with the test results.
• Chapter 6: Conclusions arrived from this project and details about the possible future




Synchronous FIFO can be implemented with software or hardware. In the case of hardware
implementation, any adaption demands a new board layout. And software implementation
gives enough flexibility for adaption. When it comes to speed, hardware FIFO would be
preferred than software implementation. So, there always exists a trade-off in either of the
implementation.
For this project, the synchronous FIFO module [4] is implemented at the RTL level
using Verilog HDL, which has a variable-length buffer with scalable register word-width
and address space. Buffer depth and data width can be adjusted within the module’s
parameterization. This module helps in syncing two unrelated modules in a digital system
involving different clocks running at different speeds [5]. It has an ability to notify the
buffer when to slow down the read/write operation through almost empty/almost full
watermark flags. It also has flags to notify the buffer its full/empty status. These flags help
in preventing read/write errors. In the case of buffer empty status, read operation shouldn’t
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be carried out. In the case of buffer full status, write operation shouldn’t be carried out.
2.1.1 Architecture [1]
The building blocks of a synchronous FIFO include memory array and flag logic controlled
by the read control logic and the write control logic. An array of flip-flops forms the
memory array and width and depth expansion of the array can be achieved easily through
parameterization, as it is implemented in Software.
The FIFO module can efficiently handle two systems, one writing to the FIFO and one
reading from the FIFO, which are operating at different speeds. Simultaneous read and
write operations are possible through a request and acknowledgment based protocol. In the
case of a read operation, the read_request signal and r_enable signal help in successful
data read from the memory array. In the case of a write operation, the w_enable signal
helps in successful data write into the memory array.
There are two pointers, write_pointer and read_pointer, which help in steering the data
into and out of the memory array. They store the write and read address value associated
with the memory array. After each successful data write and / or read, the corresponding
pointer is incremented by one to point to the next address.
Those two address pointers are involved in flag logic. Flag logic[6] uses the information
in both the pointers to generate flags based on the comparison between the read address
pointer and the write address pointer. If the difference between the two pointers is zero,
the empty flag is asserted denoting the FIFO empty status. If the difference between the
two pointers is equal to the FIFO depth, the full flag is asserted denoting the FIFO full
status. Similarly, other flags such as almost full flag and almost empty flag are generated
by comparing the offset value specified in the program with the word count in the memory
array.
2.2 Coverage-Driven Verification (CDV) 8
2.1.2 Implementation (Design and Verification)
The synchronous FIFO design involves implementation of a memory array and associated
write/read control logic at the RTL level using Verilog HDL. A verification environment [7]
is developed using SystemVerilog and the UVM library to verify the functionality of the
Synchronous FIFO design model. A proper verification environment thoroughly checks on
proper functioning of the design, and requires the verification engineers to create systematic
and automated test benches. A good verification plan is also required before starting the
design and implementation of the verification environment as it will minimize the time
required for creating the test bench.
This paper describes the approach for implementing a verification environment for the
synchronous FIFO. It also describes the implementation of constrained random test stimuli
and functional coverage. This verification environment will be modular and capable of
verifying any Design Under Test (DUT) of similar structure [8].
2.2 Coverage-Driven Verification (CDV)
With growing complexity in digital system design, traditional directed-testing [9] wouldn’t
be efficient and hence, there is a need for a standard and efficient test bench environments
which would cover the testing of all features in the design and ensures that there is a
reduction of time consumed for verification in the overall design cycle. This type of
verification is referred to as coverage-driven verification (CDV) [10]. To achieve CDV, there
was a need for a standard testing framework and UVM satisfies these requirements[11].
UVM happens to be a variant of Open Verification Methodology (OVM) [12]. It also
greatly increases the verification’s efficiency for any design. Paper [13] provides an approach
of creating a complete UVM environment that substantially alleviates the difficulties for
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design efficiency. Due to its reusable and scalable test bench components, it paves the way
for complex SoC verification [14].
In addition, there are a lot of features in a CDV-based test bench that ensure early
achievement of the verification goals. One such feature would be an ability to tune the
stimulus generator to generate stimuli [15] that are necessary to verify all the design
functionalities/features. By making use of SystemVerilog constructs, such tuning, such as
applying constraints on randomization, can easily be achieved. Hence, a CDV test bench
environment supports both directed and constrained-random testing. Also, constrained-
random testing [16] has been shown to reduce the effort of writing test cases manually
which is both time-consuming and highly impossible for complex designs to reach all the
scenarios involved in the design functionality.
The CDV flow is as follows:
• Setting of verification goals
• Smart test bench creation that generates legal stimuli to be sent to the DUT
• Addition of coverage monitors in the test bench environment that measure test
progress and identify non-exercised design functionality (hence arises the term ‘code
coverage’ and ‘functional coverage’)
• Addition of checkers to find the undesired behavior of the DUT
• Launching the simulations after both the coverage model
2.3 Assertion-based Verification (ABV)
The assertions are used in the verification test bench to check if all the functions are met
by the DUT [16]. Assertions are simply a conditional statement and a message can be
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displayed if that statement is true or false (designers choice). These conditional statements
can help the test bench in checking the specific behavior of the DUT and can also be
used to generate an alert for DUT’s bad behavior. It’s also shown that assertion-based
verification can improve the efficiency of any design’s verification by possibly reducing the
time consumed for verification [17]. In paper [18], an analog design has been taken into
consideration whose mixed signal behavior is checked automatically using analog assertions.
There are two kinds of assertion:
• Immediate assertion: This assertion is used when the behavior of the DUT needs
to be monitored right after the condition is set. Example: After a reset signal goes
high , the behavior of the DUT is expected to be spontaneous. So here immediate
assertions can be used [19].
• Concurrent assertion [20]: This assertion is used for the case where an event follows
a condition after a few clock cycles delay as specified in the assertion statement.
Example: Checking for a flag trigger a few clock later after the condition has been
met.
In the case of complex designs, mistakes are possible while writing an assertion. There
are various methodologies in debugging assertions. One such method is using three-state
visualization and model that does pattern matching [21].





A UVM test bench contains verification components that are reusable. A verification
component is said to be an encapsulated, configurable, ready-to-use verification environment
for a portion of or the entire design module under test. Each verification component has its
own set of elements for stimulating, driving, monitoring and collecting coverage information
for the DUT. All these verification components are well connected by making use of object-
oriented programming concepts in SystemVerilog [23] and help in efficient verification of
the DUT. Eventually, the UVM test bench made for one project could be re-used and
configured for another project based on the verification plan, thereby, reducing human effort
in creating a test bench from the scratch.
3.1 Brief Overview - Verification Components
This section deals with a short description of each verification component [24].
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3.1.1 Transaction
This component is responsible for creating different meaningful tests for the DUT. These
tests are basically the inputs given to the DUT. The inputs to the DUT are called as data
items. Maximum test coverage is attained by intelligently randomizing the fields of the
data items using SystemVerilog constraints.
3.1.2 Sequencer
A Sequencer happens to be the stimulus generator that controls the data items fed to the
Driver. Basically, constrained randomization is done by this component. A Sequencer and
a Driver operate based on a request-acknowledgment protocol. The driver requests the next
sequence from the Sequencer. To control the randomization of data items, this component
adds constraints to the extended UVM_sequence_item class.
It also has its built-in capabilities, including:
• Reaction to the DUT’s current state for every sequence generated
• Knows the order between data items, thereby, forming a meaningful and structured
stimulus pattern
• Controls multiple interfaces and allows synchronization
• Enables time modeling
3.1.3 Driver
This component is responsible for driving signals to the DUT. It receives data items
repeatedly from the Sequencer and subsequently drives signals to the DUT. Whatever
transaction it gets, it samples them and finally issues them into the DUT. For example, in
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the case of the Synchronous FIFO module, this component repeatedly receives write data,
data_request signal (read_request) and data_valid signals (write_data_valid) from the
sequence class where data items are randomized and feeds these inputs to the DUT. Using
UVM predefined ports, these randomized sequences can be collected and sent to some other
component in the verification environment.
3.1.4 Monitor
This component is responsible for sampling the DUT signals without driving them. It
collects coverage details and does checking. Apart from collecting coverage and performing
checks, it has other functionalities as given below.
• The Monitor collects data items from the DUT and translates it into a transaction
making it available to other verification components and to the test writer.
• It notifies other components about the availability of transaction through an event
emission.
• It also captures status information that are made available to other components and
to the test writer.
• Trace information can also be printed using a monitor.
Monitors can be of two types, namely bus monitor and agent monitor. All bus signals and
bus related transactions are handled by a bus monitor. Signals and transaction related to
a specific agent are handled by an agent monitor. It is always recommended to create a
monitor that doesn’t depend on driver for information.
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3.1.5 Agent
As part of the UVM specification, it is recommended that test bench creators make a more
abstract container called an agent which encapsulates a sequencer, a driver and a monitor.
And all these components can be called through agent. Verification environments can have
more than one agent. Some agents can be master agents involved in initiating transactions
to the DUT, while other agents can be slave agents that react to transaction requests.
Agents have to be configured to act as either an active or a passive agent. Active agents are
responsible for driving transactions, while passive agents are involved only in monitoring
the DUT behavior.
3.1.6 Environment
The environment happens to be the top-level component in a verification test bench. It
contains all the verification components. It also contains configuration properties that allow
customization of topology and behavior, making it reusable. Any verification component
can have an environment-level monitor that performs checking and collection of coverage
details not related to a single agent. Pre-existing uvm_env class can be extended and
configured according to the project specifications. Environment class is responsible for
modeling the behavior of the DUT.
3.2 UVM Transaction-Level Modeling (TLM) Proto-
col
In UVM, Transaction-Level Modeling (TLM) [11] forms the basis for re-usability and
modularity. Basic transaction-level communication happens through a TLM port and a
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TLM export. A set of Application Programming Interfaces (APIs) are defined for TLM
components which can be used for a connection. These APIs include both blocking and
non-blocking type and implementation of these APIs are taken care by a TLM export.
TLM ports and exports take in a transaction type as a parameter.
In TLM aroducer component and consumer component communicate with each other
using the uvm_blocking_put_port and uvm_blocking_get_port. When the producer
sends the transaction through its ‘put’ port, the consumer will implement the ‘put’ method
provided by the uvm_blocking_put_port class. When the consumer requests the transac-
tions from the producer through its ‘get’ port, the producer implements the ‘get’ method
provided by the uvm_blocking_get_port class.
For producer and consumer to operate independently, uvm_tlm_fifo channel is used.
This channel facilitates non_blocking operation of the producer and the consumer.
3.3 UVM Phases





Build phase involves the execution of build phase methods in zero simulation time. Methods
of build phase include:
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3.3.1.1 Build
This method constructs the components of the UVM test bench from the top-level hierarchy
downwards using the UVM factory.
3.3.1.2 Connect
This method is responsible for TLM connections. Handles to test bench resources are also
assigned during this method call. It should occur after successful construction of the test
bench components.
3.3.1.3 end_of_elaboration
This method call does final adjustments to the test bench structure, connectivity or
configuration before the start of the simulation.
3.3.2 Run-Time Phase
Run-Time Phase is executed after the start of simulation. The functions pre-reset through
to post_shutdown are run in parallel.
Methods of Run-Time phase include:
3.3.2.1 start_of_simulation
This function occurs before the start of the time-consuming part of the test bench, which is
called in bottom-up order.
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3.3.2.2 Run
This function occurs after the start_of_simulation phase. Stimulus generation and test
bench activities check are handled by this function call. It is executed as a task and all the
components run tasks are executed in parallel.
3.3.2.3 pre_reset
This function takes care of all the activities before reset. Its execution starts at the same
time as the Run function.
3.3.2.4 Reset
During this phase, all DUT related interface signals are put into reset state.
3.3.2.5 post_reset
This phase is meant for executing any activity following the Reset phase.
3.3.2.6 pre_configure
This phase is used for the preparation of the DUT’s configuration following the Reset phase.
Those activities include wait for the creation of component responsible for driving the DUT
(driver).
3.3.2.7 Configure
This phase is responsible for programming the DUT and setting signals that would initiate
the test case.
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3.3.2.8 post_configure
In this phase, there is a wait operation for propagating the configuration to the DUT or for
the DUT to reach a ready state to initiate the main test stimulus.
3.3.2.9 pre_main
During this phase, it is ensured that all the test bench components are in ready state to
initiate the stimulus generation.
3.3.2.10 Main
During this phase, the generated stimulus is driven into the DUT until all the stimulus
gets exhausted or the occurrence of a time-out.
3.3.2.11 post_main
This phase does activities for the finalization of the main phase.
3.3.2.12 pre_shutdown
This phase acts as a DUT stimulus buffer and happens before shutdown phase.
3.3.2.13 Shutdown
This phase ensures that the DUT has received all the generated stimulus.
3.3.2.14 post_shutdown
This phase takes care of final activities before the end of simulation. Cleanup phases start
after the execution of post_shutdown phase.
3.3 UVM Phases 19
3.3.3 Cleanup phase
Cleanup phases are meant for information extraction from monitors and scoreboards to
find if the test case has successfully passed and to check if the coverage goals are achieved.
Execution of these phases take zero time.
Different cleanup phases include:
3.3.3.1 Extract
During this phase, information from monitors and scoreboards are retrieved and processed.
Analysis components use this phase.
3.3.3.2 Check
Analysis components use this phase. During this phase, a check is done for the DUT
behavior and error is identified (if any).
3.3.3.3 Report
During this phase, the simulation results are displayed in the console or written into a file.
3.3.3.4 Final
This phase takes care of completion of any outstanding actions left.
3.3.4 UVM Macros
Macros are provided in UVM to make it easy for the users to specify different types of
constructs in SystemVerilog. There are different types of macros:
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3.3.4.1 Report Macros
Report Macros is a macro set providing wrappers around uvm_report_* functions. Some






Utility Macros must be used inside any user-defined uvm_object extended classes. They are
meant for defining the infrastructure for all the uvm test components and ensures correct




Sequence-related Macros are meant for starting the sequence items and sequences on the











TLM Macros help in providing multiple implementation tasks to a port interface. For
example, any class implementing a put() function needs a ‘put_imp’ port. For it to execute
multiple put() implementations, it must create that many number of such ports. Some








The basic building blocks of a synchronous FIFO include memory array, write control logic
and read control logic. The memory array has been implemented as a dual-port write/read
memory. Dual-port implementation ensures simultaneous read and write access of the
memory array. Read and write access are governed by two separate clocks, clk_read_logic
and clk_write_logic, respectively. This means that both the access happens at different
rates simultaneously. In this synchronous FIFO module design, data read happens slower
than data write.
Data entering the input port w_data of the design will be written to the next empty
location on the memory array on positive edge of clk_write_logic, only when the w_enable
signal is high. w_enable signal checks for input write_request signal to get asserted or
de-asserted. Data in the memory array can be read from the output port of the design by
asserting the r_enable signal before the positive edge of the clk_write_logic. r_enable signal
is asserted only when the read_request signal has been set. By asserting full_fifo_status
and empty_fifo_status flags, memory array’s full and empty status can be reported. There
are even halffull_fifo_status and halfempty_fifo_status flags to report the memory array’s
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almost full and almost empty status to control the speed of data transfer.
Black box view of synchronous FIFO is shown in figure 4.1.
4.1 Synchronous FIFO - I/O Signals
Input signals to the Synchronous FIFO design include:
• clk_read_logic: All read operation related signals are sampled at the rising edge
of this clock input.
• clk_write_logic: All write operation related signals are sampled at the rising edge
of this clock input.
• read_request: This signal is sampled at the rising edge of clk_read_logic. It
decides the data read operation. When it is asserted, data read will be initiated. Data
read from memory array will be sent out through r_data output signal.
• write_request: This signal is sampled at the rising edge of clk_write_logic. Data
write happens, when this signal is asserted. Before writing the w_data into the
memory array, full_fifo_status is checked.
• w_data: This is a 16-bit wide data signal written into the memory array, which is
also a part of the Synchronous FIFO design.
Output signals from the Synchronous FIFO design include:
• r_data: This is a 16-bit wide data signal read from the memory array, only when
the r_enable signal is asserted.
• r_enable: This signal is enabled when a read is requested through a read_request
signal and the status of the FIFO not being empty.
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• write_enable: This signal is enabled when a write is requested through a write_request
signal and the status of the FIFO not being full.
• read_ack: This is an acknowledgment given by the module notifying a successful
read from the memory array by asserting the read_ack signal.
• write_ack: write_ack signal is asserted after a successful write into the memory
array.
• full_fifo_status: This is a status signal that tries to notify the full status of the
memory array. It is checked along with write_request signal before asserting the
w_enable signal.
• halffull_fifo_status: This is a status signal that tries to notify if the memory array
is almost full. The limit that tells if the memory array is almost full is given in a
define statement.
• empty_fifo_status: This status signal tries to notify the empty status of the
memory array. r_enable signal is asserted only after checking this signal along with
the read_request signal.
• halfempty_fifo_status: This status signal is asserted only when the memory array
is almost empty and the almost empty limit has been provided in a define statement.
4.2 Write control logic
Write control logic, as shown in figure 4.2, is responsible for controlling the write of data into
the memory array. This logic depends on the rising edge of clk_write_logic. It increments
a 7-bit write pointer to point to the next empty location after every successful write.



































Figure 4.1: Black box view of Synchronous FIFO
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Figure 4.2: Write control logic - Block Diagram
The MSB of the 7-bits will be used to indicate the memory array’s full status. The
remaining 6-bits will be considered for the counter that increments after every successful
write to point to the next empty location.
There is also a logic to notify the full status and almost full status of the memory
array. Though a write request comes, if the memory array is full, this control logic waits
till the full_fifo_status signal gets de-asserted for doing a successful write. This control
logic doesn’t send a write acknowledgment during this wait (i.e.) write_ack signal will be
de-asserted.
4.3 Read control logic
Read control logic is responsible for controlling the read of data from the memory array.
All the signals in this logic act at the rising edge of clk_read_logic. A 7-bit read pointer is
incremented after a successful read to point to the next read location.
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Figure 4.3: Read control logic - Block Diagram
The MSB of the 7-bits will be used to indicate the FIFO (memory array) empty status.
The remaining 6-bits will be considered for the counter that increments after every successful
read to point to the next available memory address.
In addition to FIFO empty status, this control logic also asserts or de-asserts a flag
meant for telling the FIFO’s almost empty status (halfempty_fifo_status signal). If the
memory array is empty, read operation is not allowed even when there is a read request
(through a read_request signal). Acknowledgment is given after a successful read through
a read_ack signal.
Read control logic block diagram is shown in figure 4.3.
4.4 Memory array
Memory array (Figure 4.4) used in this module is a dual-port write/read RAM, which
operates using both clk_read_logic and clk_write_logic. The depth of this memory array
is 64. This value has been provided to a constant name ‘FIFO_DEPTH’ in the program.
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Figure 4.4: Memory array - Block Diagram
Each data written into the memory array is 16-bits wide.
At every rising edge of the clk_read_logic, data is read through the r_data line from
the memory location pointed by the r_addr (only if the r_enable signal is high). At every
rising edge of the clk_write_logic, data is written into the memory array at the location
pointed by the w_addr. Both these read and write operation happen at their corresponding
rates simultaneously, if both the read and write pointers do not match. All these conditions
have been met by the program.
4.5 Generation of FIFO full status and FIFO empty
status
Write control logic includes a piece of code that asserts or de-asserts full_fifo_status and
halffull_fifo_status signals. A piece of code is included in the Read control logic that sets
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or resets empty_fifo_status and halfempty_fifo_status signals.
The LSB 6-bits are extracted from the two pointers, read pointer and write pointer and
stored in separate registers, r_addr and w_addr. If the values in the r_addr and w_addr
match, only the most significant bit (MSB) of the read pointer and the write pointer decide
whether the memory array is full or empty. If the MSBs are different, it means that the
memory array is full. If the MSBs are same, it means that the memory array is empty.
Accordingly, corresponding flags are set.
By checking the halffull_fifo_status and halfempty_fifo_status, user can come to know
that the memory array is about to get full or empty. If the user sets the limit of half full and
half empty as 4, then the corresponding flags are asserted when there are only 4 locations
left for grabbing/ putting the new data from/ to the memory array.
Appendix part of this graduate paper contains all the RTL codes of each module.
Chapter 5
Tests and Results
The designed FIFO module has been verified using a full featured UVM test bench. It
involved creation of various test bench components, which were connected together to
successfully verify the Design Under Test (DUT).
For verifying the DUT, inputs are randomized and sent to the DUT. The outputs from
the DUT are captured by the monitor and sent to the scoreboard using ports. A reference
model has been written that mimics the behavior of the DUT. The randomized inputs
sent to the DUT are also sent to the reference model through UVM get port. The outputs
generated are sent out through the UVM put port to the scoreboard. In the scoreboard
component, outputs from the DUT and the reference model are compared and checked if it
matches to confirm the reliability of the design.
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5.1 Synchronous FIFO - Test Bench components
5.1.1 Test top (SFIFO_top_tb)
Integration of the test bench with the DUT is done in this top-level module. DUT uses
three interfaces, one for each sub-module (write control logic, read control logic and memory
array). Each interface is instantiated here. The interface signals are mapped to the
corresponding DUT signals in the top-level DUT instantiation.
This module also generates both the clocks required by the design (clk_read_logic
and clk_write_logic). It sets all the scan DFT signals to 0. Within an initial block, the
run_test method is called which is responsible for running the uvm_root.
5.1.2 Interfaces
• write_control_intf (clk_write_logic, reset)
• read_control_intf (clk_read_logic, reset)
• mem_array_intf (clk_write_logic)
These interfaces declare all the signals required by the Synchronous FIFO design. The
direction (input and output) of all these signals have been provided within a clocking block.
Clocking block serves the purpose of synchronizing all the signals within the block to the
specified clock signal. Timing details are separated from the structural, procedural and
functional test bench elements.
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5.1.3 SFIFO_package
All the SystemVerilog test bench components are included in this package class, which are
built in the order specified.
5.1.4 Test (SFIFO_test)
This test class extends the uvm_test class. Using uvm_component_utils macro, the
created class is factory registered. The constructor is created for this class and handles of
environment and other required components are declared. In build phase, different objects
are created for the specified handles. The default sequence is also set in this phase using
uvm_config_db. The topology is printed during the end_of_elaboration_phase. In the
run_phase, the SFIFO_sequencer is started that is responsible for randomizing the different
sequence items specified in the SFIFO_sequence_items class.
5.1.5 Environment (SFIFO_environment)
This class is a container component that creates handles for scoreboard, agent and reference
model. The objects are created for all these handles in the build phase. In the connect phase,
all the ports are connected to the respective components. get port, put port and TLM
interfaces are used in the test bench to favor communication between various components
to achieve the main aim of successful DUT verification. There is also a report phase that is
responsible for displaying match message and mismatch message after getting a feedback
from the scoreboard.
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5.1.6 Agent (SFIFO_agent, SFIFO_agent_out)
There are two agents, one active agent and one passive agent. Active agent has a monitor
(SFIFO_monitor), a sequencer (SFIFO_sequencer) and a driver (SFIFO_driver). Passive
agent has a monitor (SFIFO_monitor_out) and a driver (SFIFO_driver_out). The active
agent is at the input side and the passive agent is at the output side.
Two separate classes are created for each agent (SFIFO_agent and SFIFO_agent_out).
Objects are created for the different components in the agents. This happens in the build
phase, which builds all those components. Driver and sequencer are connected during the
connect phase. Even monitor port connections are established.
5.1.7 Sequence items
This class extends the uvm_sequence_item class. uvm_sequence_item is of object type
and is inherited from uvm_object. The data required by the DUT flows through the
different components of the test bench as packets called as transactions or sequence items.
There are two sequence items, which have been used in the test bench.
SFIFO_sequence_items include payload information (w_data) and configuration infor-
mation (write_request and read_request). SFIFO_sequence_items_out include pay-
load information (r_data) and analysis information (full_fifo_status, halffull_fifo_status,
empty_fifo_status, halfempty_fifo_status). uvm_object_utils macro is used to register
the created classes to factory. These sequence items are randomized and used by the
sequencer.
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5.1.8 Sequence (SFIFO_sequence)
This parameterized class extends uvm_sequence class. The parameter for this class will
be SFIFO_sequence_items. In this class, body() method serves the main purpose of
randomizing the sequence items. Code could also be included to constraint randomize
those sequence items. In the pre_body() method of this class, objections are raised. Those
objections are dropped in the post_body() method.
5.1.9 Sequencer (SFIFO_sequencer)
This component is responsible for running the sequences. Sequencer has to commu-
nicate with the driver. This communication happens using the built-in port called
sequence_item_export. This component class is a parameterized class that takes in
SFIFO_sequence_items as its parameter. Communication between the sequencer and
the driver is basically a request and acknowledgment sort of communication. The se-
quencer starts communicating with the driver by sending a request through that built-in
port (sequence_item_export), which the driver will respond by sending a response to the
sequencer.
5.1.10 Driver (SFIFO_driver)
This component is responsible for driving all the randomized sequence items into the DUT.
It also uses the virtual interfaces meant for each sub-module in the design. Objects for
those handles are created in the build phase just like in other components.
SFIFO_driver drives the interface signals such as w_data, write_request and read_request
at their corresponding clocks.
During the run phase, the reset_dut and drive tasks are run in parallel inside a fork and
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join block. Using the seq_item_port, the SFIFO_driver grabs the randomized sequence
items and sends them through the interfaces of the DUT.
5.1.11 Monitor (SFIFO_monitor, SFIFO_monitor_out)
DUT’s response will be sensed by SFIFO_monitor. This component is created by extending
the uvm_monitor class. Virtual interface handles are created in the build phase to help in
monitoring the data. Two tasks, collect transactions and record_tr, are run in parallel in
the run_phase.
SFIFO_monitor monitors the input data from the DUT interface. These input signals
are sent through the item_collected_port and sent to the reference model (in the case
of SFIFO_monitor). SFIFO_monitor_out collects the output data from the DUT inter-
face. These collected transactions are sent through item_collected_port and sent to the
scoreboard (in the case of SFIFO_monitor_out).
5.1.12 Scoreboard (SFIFO_scoreboard)
This component class is responsible for verification of functional correctness of the DUT. It
extends uvm_scoreboard class. Two ports, uvm_put_port and uvm_analysis_port, are
used here. Basically, results from the reference model and the DUT are obtained through
the corresponding ports.
Different functions and tasks are written in this class responsible for getting the data
from the uvm_put_port (from reference model). ‘put’ task does receive the data from the
uvm_put_port. ‘write’ function is responsible for comparison between the reference model
output and the DUT output. Accordingly, display statements are included in that function
to notify the mismatch or match of the results.
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Non-combinational Area (µm2) 95301.35741
Combinational Area (µm2) 19023.68167
Buf/Inv Area (µm2) 1916.00642
Total Area (µm2) 114325.0390
Test coverage 100%
Slack (MET) (ns) 0.0887
Table 5.1: Area, DFT and Timing Report
Internal (mW ) Switching (µW ) Leakage (nW ) Total (mW )
5.4537 192.1880 497.2828 5.6459
Table 5.2: Power Analysis Report
5.2 Results
Implementation and functional correctness was successfully carried out for the Synchronous
FIFO module. Results obtained are shown below.
5.2.1 Synchronous FIFO Design Logic Synthesis Report
The design’s logic synthesis was performed in the TSMC 180nm technology. The hierarchical
area distribution, test coverage and timing report results are shown in Table 5.1. 114325.0390
µm2is the Synchronous FIFO design’s total area. The power analysis report results are
shown in Table 5.2. The total power consumed by the final design module is 5.6459 mW.
5.2.2 Simulation Results - Data read and write operation
Both data read and data write is shown in Figure5.1. There are two clocks, clk_read_logic
and clk_write_logic, that control the read and the write operation, respectively.
At the rising edge of clk_read_logic, read_request is sampled. If it is high, empty_fifo_status
is sampled to either assert or de-assert the r_enable signal. Once r_enable signal is high,
5.2 Results 37
Figure 5.1: Simulation Waveform
valid read operation takes place by reading the data from the memory array at the
read_pointer location.
At the rising edge of clk_write_logic, write request is sampled and if found high,
w_enable signal is either asserted or de-asserted based on the full_fifo_status signal. If
the memory array is full, full_fifo_status will be set. w_enable signal won’t be asserted,
when the memory array is full. Valid write operation takes place only when the w_enable
is high. It involves accessing the memory array location pointed by write_pointer to write
in the w_data.
5.2.3 Coverage
Code coverage and functional coverage[11] are essential in any verification plan. While code
coverage tells how much lines of code or block have been executed, functional coverage tries
to address other deficiencies in the DUT.
A covergroup is included in the sequencer part of the test bench that creates various
bins to cover all the possible values of w_data. In this case, coverage report would tell
if all the possible testcases are passed or not. For this project, the final coverage report
is checked using the Cadence Integrated Metrics Center (IMC) tool and both the code
coverage and the functional coverage where found to 100%.
Chapter 6
Conclusions
This chapter talks about conclusions and future work derived from this work.
6.1 Project Conclusions
This paper deals with the creation of a synchronous FIFO module and its verification using
UVM test bench environment. Three sub-modules of the synchronous FIFO design were
designed using Verilog HDL and integrated by instantiating all the three in the top-level
module. The test bench environment for this design was easily built by integrating all
the verification components which communicate with each other through ports and TLM
interfaces. It tries to verify the correct functionality of data write and data read with
proper flag triggers at the expected time. For achieving this, a reference model was written
mimicking the behavior of the Design under Test (DUT). Comparison with the DUT outputs
and the reference model outputs tells if the DUT functions correctly or not.
A covergroup was written in the sequencer part of the test bench to check if all the
possible cases of inputs are achieved and reports coverage judging the efficiency of the test
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bench environment.
6.2 Future Work
The current Synchronous FIFO design has a memory array of fixed depth (64) and fixed
data width (16 bits). Enhancements to the functionality of this design can be done by
including a logic that could bring about memory array’s width and depth expansion. This
depth expansion can be triggered, when new data has to be written during the memory
array’s full status. After adding such new features, the UVM test bench can be altered to
support the testing of new features as well.
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I.1 Synchronous FIFO RTL
I.1.1 Write control logic
write_control.v
1 //FIFO parameters
2 `define FIFO_DEPTH 64
3 `define FIFO_MEM_ADDR_WIDTH 6
4 `define FIFO_HALFFULL 4
5
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23 input clk_write_logic;
24 input reg [`FIFO_MEM_ADDR_WIDTH:0] read_pointer;
25 input write_request;
26 input reg wc_scan_in0, // test scan mode data input
27 wc_scan_en, // test scan mode enable
28 wc_test_mode; // test mode select
29 output w_enable;
30 output reg write_ack;
31 output reg [`FIFO_MEM_ADDR_WIDTH:0] write_pointer;
32 output full_fifo_status;
33 output reg halffull_fifo_status;
34 output wc_scan_out0; // test scan mode data
35 output wire [`FIFO_MEM_ADDR_WIDTH-1:0] mem_addr_read;
36
37 wire [`FIFO_MEM_ADDR_WIDTH-1:0] mem_addr_write;
38
39 assign mem_addr_read = read_pointer [`FIFO_MEM_ADDR_WIDTH-1:0];
40 assign mem_addr_write = write_pointer [`FIFO_MEM_ADDR_WIDTH-1:0];
41 assign full_fifo_status = ((mem_addr_write == `FIFO_DEPTH - 1) &&
(read_pointer[`FIFO_MEM_ADDR_WIDTH] ^ write_pointer[`FIFO_MEM_ADDR_WIDTH]));↪→
42 assign w_enable = (write_request && (full_fifo_status==0))?1:0;
43
44 always@(posedge clk_write_logic or posedge reset) begin
45 if(reset) begin
46 write_pointer <= 0;
47 write_ack <= 0;
48 end
49 else begin
50 halffull_fifo_status = ((`FIFO_DEPTH -
mem_addr_write)<=(`FIFO_HALFFULL))?1:0;↪→
51 if(w_enable) begin
52 write_ack <= 1;










I.1 Synchronous FIFO RTL I-3
I.1.2 Read control logic
read_control.v
1 //FIFO parameters
2 `define FIFO_DEPTH 64
3 `define FIFO_MEM_ADDR_WIDTH 6
4 `define FIFO_HALFEMPTY 4
5


















24 input reg [`FIFO_MEM_ADDR_WIDTH:0] write_pointer;
25 input read_request;
26 input reg rc_scan_in0, rc_scan_en, rc_test_mode;
27 output r_enable;
28 output reg read_ack;
29 output reg [`FIFO_MEM_ADDR_WIDTH:0] read_pointer;
30 output empty_fifo_status;
31 output reg halfempty_fifo_status;
32 output rc_scan_out0;
33
34 wire [`FIFO_MEM_ADDR_WIDTH-1:0] mem_addr_read;
35 wire [`FIFO_MEM_ADDR_WIDTH-1:0] mem_addr_write;
36
37 assign mem_addr_read = read_pointer [`FIFO_MEM_ADDR_WIDTH-1:0];
38 assign mem_addr_write = write_pointer [`FIFO_MEM_ADDR_WIDTH-1:0];
39 assign empty_fifo_status = ((mem_addr_read == 0) && (mem_addr_write == 0) &&
read_pointer[`FIFO_MEM_ADDR_WIDTH] == write_pointer[`FIFO_MEM_ADDR_WIDTH])?1:0;↪→
40 assign r_enable = (read_request && (empty_fifo_status==0))?1:0;
41
42 always@(posedge clk_read_logic or posedge reset) begin
43 if(reset) begin
44 read_pointer <= 0;
45 read_ack <= 0;






50 read_ack <= 1;
51 read_pointer <= read_pointer + 1'b1;
52 end
53 else








2 `define MEM_ADDR_WIDTH 6
3 `define MEM_DEPTH 64
4 `define MEM_DATA_WIDTH 16
5
6 module memory_array (
7 input clk_write_logic,
8 input clk_read_logic,
9 input [`MEM_ADDR_WIDTH-1:0] w_addr,
10 input [`MEM_ADDR_WIDTH-1:0] r_addr,
11 input w_enable,
12 input r_enable,
13 input reg [`MEM_DATA_WIDTH-1:0] w_data,
14 input reg mem_scan_in0,
15 input reg mem_scan_en,
16 input reg mem_test_mode,




21 reg [`MEM_DATA_WIDTH-1:0] memory [0:`MEM_DEPTH-1];
22
23 always @(posedge clk_write_logic) begin
24 if(w_enable)
25 memory[w_addr] <= w_data;
26 end
27
28 always @(posedge clk_read_logic) begin
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29 if(r_enable)






1 `define FIFO_DEPTH 64
2 `define FIFO_MEM_ADDR_WIDTH 6
3 `define FIFO_MEM_DATA_WIDTH 16
4 `define FIFO_HALFEMPTY 4
5 `define FIFO_HALFFULL 4
6



























34 input reg [`FIFO_MEM_DATA_WIDTH-1:0] w_data;
35 input reg scan_in0, // test scan mode data input
36 scan_en, // test scan mode enable
37 test_mode; // test mode select
I.1 Synchronous FIFO RTL I-6
38
39 output reg [`FIFO_MEM_DATA_WIDTH-1:0] r_data;
40 output w_enable, r_enable;
41 output reg read_ack;
42 output empty_fifo_status, full_fifo_status;
43 output reg halfempty_fifo_status,
44 halffull_fifo_status,
45 write_ack;
46 output scan_out0; // test scan mode data output
47
48 reg [`FIFO_MEM_ADDR_WIDTH:0] read_pointer;
49 reg [`FIFO_MEM_ADDR_WIDTH:0] write_pointer;
50
51 wire [`FIFO_MEM_ADDR_WIDTH-1:0] w_addr;
52 wire [`FIFO_MEM_ADDR_WIDTH-1:0] r_addr;
53
54 assign w_addr = write_pointer [`FIFO_MEM_ADDR_WIDTH-1:0];
55 assign r_addr = read_pointer [`FIFO_MEM_ADDR_WIDTH-1:0];
56




























































1 `define ADDR_WIDTH 6
2 `define DATA_WIDTH 16
3
4 //-----------------------------Write control interface---------------------------------
5 interface write_control_intf(input logic clk_write_logic, input logic reset);




10 bit [`ADDR_WIDTH:0] write_pointer;
11 logic full_fifo_status;
12 logic halffull_fifo_status;
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13 logic scan_in0, scan_en, test_mode, scan_out0;
14


















33 //----------------------------Read control interface-----------------------------------
34 interface read_control_intf(input logic clk_read_logic, input logic reset);
35 logic reset;




40 bit [`ADDR_WIDTH:0] read_pointer;
41 logic empty_fifo_status;
42 logic halfempty_fifo_status;
43 logic scan_in0, scan_en, test_mode, scan_out0;
44
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62
63 //---------------------------Memory array interface----------------------------------
64 interface mem_array_intf(input logic clk_write_logic);
65 logic clk_read_logic;
66 bit [`ADDR_WIDTH-1:0] w_addr;
67 bit [`ADDR_WIDTH-1:0] r_addr;
68 logic w_enable;
69 logic r_enable;
70 bit [`DATA_WIDTH-1:0] w_data;
71 bit [`DATA_WIDTH-1:0] r_data;
72

















1 /* * Author: Vinoth Nagarajan
2 * RIT, NY, USA




7 `define write_logic_half_clock_period 100














20 bit scan_en, scan_in0, test_mode;
21 wire scan_out0;
22 assign scan_out0 = 1'b0;
23
24 initial begin
25 scan_en = 1'b0;
26 scan_in0 = 1'b0;
27 test_mode = 1'b0;
28 clk_write_logic = 1'b0;
29 clk_read_logic = 1'b0;
30 reset = 0;
31 #25 reset = 1;
32 #25 reset = 0;
33 end
34
35 always begin #`write_logic_half_clock_period clk_write_logic <= ~ clk_write_logic;




40 write_control_intf w_ctrl(clk_write_logic, reset);
41 read_control_intf r_ctrl(clk_read_logic, reset);
42 mem_array_intf memory_intf(clk_write_logic);
43 //------------------------------------------------------------------------------------------






























73 uvm_config_db#(virtual write_control_intf)::set(uvm_root::get(), "*",
"w_ctrl", w_ctrl);↪→











1 /* * Author: Vinoth Nagarajan
2 * RIT, NY, USA
3 * Module: test */
4




9 function new (string name="test", uvm_component parent=null);
10 super.new (name, parent);






17 virtual function void build_phase(uvm_phase phase);
18 super.build_phase(phase);
19 `uvm_info(get_full_name(), "Build phase called in test", UVM_LOW)
↪→
20 t_env = Environment::type_id::create(.name("t_env"),
.parent(this));↪→
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23 virtual function void connect_phase(uvm_phase phase);
24 super.connect_phase(phase);













35 virtual task run_phase(uvm_phase phase);










1 /* * Author: Vinoth Nagarajan
2 * RIT, NY, USA
3 * Module: Environment */
4
5 class Environment extends uvm_env;
6 //--------------------------------------------------------------------------------------------
`uvm_component_utils(Environment)↪→
7 uvm_tlm_analysis_fifo #(SFIFO_sequence_items) to_refmod;
8 //--------------------------------------------------------------------------------------------
9 function new(string name="Environment", uvm_component parent=null);
↪→
10 super.new(name,parent);
11 to_refmod = new("to_refmod", this);






17 SFIFO_scoreboard #(SFIFO_sequence_items_out) scoreboard;
18 //-------------------------------------------------------------------------------------------
19 virtual function void build_phase(uvm_phase phase);
20 super.build_phase(phase);
21 uvm_report_info(get_full_name(),"Build phase called in Environment",
UVM_LOW);↪→
22 agent = SFIFO_agent::type_id::create(.name("agent"), .parent(this));
↪→
23 agent_out = SFIFO_agent_out::type_id::create(.name("agent_out"),
.parent(this));↪→
24 reference_mod = refmod_exec::type_id::create(.name("reference_mod"),
.parent(this));↪→











28 virtual function void connect_phase(uvm_phase phase);
29 super.connect_phase(phase);
30 uvm_report_info(get_full_name(),"START of connect phase in
Environment",UVM_LOW);↪→
31 //Connect agent to FIFO
32 agent.item_collected_port.connect(to_refmod.analysis_export);
↪→














45 virtual function void report_phase(uvm_phase phase);
46 super.report_phase(phase);
47 `uvm_info(get_type_name(),
48 $sformatf("Reporting matched %0d",
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49 scoreboard.m_matches), UVM_NONE)
50 if (scoreboard.m_mismatches) begin
51 `uvm_error(get_type_name(),








1 /* * Author: Vinoth Nagarajan
2 * RIT, NY, USA
3 * Module: SFIFO_agent
4 */
5








12 function new(string name = "SFIFO_agent", uvm_component parent);
↪→
13 super.new(name, parent);
14 item_collected_port = new("item_collected_port", this);
15 endfunction: new
16 //-------------------------------------------------------------------------------------------
17 virtual function void build_phase(uvm_phase phase);
18 super.build_phase(phase);
19 `uvm_info(get_full_name(),"Build phase called in agent", UVM_LOW)
↪→
20 monitor = SFIFO_monitor::type_id::create("monitor", this);
↪→
21 sequencer = SFIFO_sequencer::type_id::create(.name("sequencer"),
.parent(this));↪→
22 driver = SFIFO_driver::type_id::create(.name("driver"), .parent(this));
↪→
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26 virtual function void connect_phase(uvm_phase phase);
27 super.connect_phase(phase);















1 /* * Author: Vinoth Nagarajan
2 * RIT, NY, USA
3 * Module: SFIFO_agent_out */
4




8 uvm_analysis_port #(SFIFO_sequence_items_out) item_collected_port;
9 //----------------------------------------------------------------------------------------
10 function new(string name = "SFIFO_agent_out", uvm_component parent = null);
11 super.new(name, parent);
12 item_collected_port = new("item_collected_port", this);
13 endfunction
14 //----------------------------------------------------------------------------------------
15 virtual function void build_phase(uvm_phase phase);
16 super.build_phase(phase);
17 mon_out = SFIFO_monitor_out::type_id::create("mon_out", this);
18 endfunction
19 //----------------------------------------------------------------------------------------
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I.2.7 SFIFO_scoreboard
SFIFO_scoreboard.sv
1 /* * Author: Vinoth Nagarajan
2 * RIT, NY, USA
3 * Module: SFIFO_scoreboard */
4
5 class SFIFO_scoreboard #(type T = SFIFO_sequence_items_out) extends uvm_scoreboard;
6 //----------------------------------------------------------------------------------------
7 typedef SFIFO_scoreboard #(T) this_type;
8 `uvm_component_param_utils(this_type)
9 const static string type_name = "SFIFO_scoreboard #(T)";
10 uvm_put_imp #(T, this_type) from_refmod;
11 uvm_analysis_imp #(T, this_type) from_dut;
12 typedef uvm_built_in_converter #( T ) convert;
13
14 int m_matches, m_mismatches;
15 T exp;
16 bit free;
17 event compared, end_of_simulation;
18 integer count;
19 //-----------------------------------------------------------------------------------------
20 function new(string name="SFIFO_scoreboard", uvm_component
parent=null);↪→
21 super.new(name, parent);
22 from_refmod = new("from_refmod", this);
23 from_dut = new("from_dut", this);
24 m_matches = 0;
25 count = 0;
26 m_mismatches = 0;
27 exp = new("exp");
28 free = 0;
29 endfunction
30 //---------------------------------------------------------------------------------------











42 virtual task put(T t);
43 if(!free) @compared;
44 exp.copy(t);
45 free = 0;
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46 @compared;
47 free = 1;
48 endtask
49 //---------------------------------------------------------------------------------------
50 virtual function bit try_put(T t);
51 if(free) begin
52 exp.copy(t);











64 virtual function void write(T rec);
65 if (free)
66 uvm_report_fatal("No expect transaction to compare
with", "");↪→
67 if (exp.compare(rec)) begin


















1 /* * Author: Vinoth Nagarajan
2 * RIT, NY, USA
3 * Module: SFIFO_refmod */
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4
5 `define FIFO_DEPTH 64
6 `define FIFO_MEM_ADDR_WIDTH 6
7 `define FIFO_HALFFULL 4
8 `define FIFO_HALFEMPTY 4
9 //------------------------------------------------------------------------------------------





14 bit [15:0] write_read_q[$];
15 bit full,empty,almost_full,almost_empty;
16 integer read_counter, write_counter;
17 bit [15:0] rd;
18 typedef bit [15:0] queue_of_int[$];
19 virtual write_control_intf w_ctrl;
20 virtual read_control_intf r_ctrl;
21 virtual mem_array_intf memory_intf;
22 //---------------------------------------------------------------------------------------





















29 full = 0;
30 empty = 0;
31 almost_full = 0;
32 almost_empty = 0;
33 read_counter = 0;
34 write_counter = 0;
35 endtask: refmod_reset
36 //----------------------------------------------------------------------------------------
37 function int full_almostfull_status_check();
38 if(write_counter == `FIFO_DEPTH - 1)
39 return 1;








46 function int empty_almostempty_status_check();
47 if(write_counter == 0)
48 return 1;










58 full = 1;




63 full = 0;




68 full = 0;





74 empty = 1;













88 function void push(bit wr, bit [15:0] wd);
89 if(full==0) begin
90 if(wr) begin
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91 write_read_q.push_front(wd);
↪→






97 function bit [15:0] pop(bit rr);
98 if(empty==0) begin
99 if(rr) begin
100 rd = write_read_q.pop_back();
↪→
















116 virtual write_control_intf w_ctrl;
117 virtual read_control_intf r_ctrl;
118 virtual mem_array_intf memory_intf;
119 SFIFO_refmod mod_ref;
120 //------------------------------------------------------------------------------------
121 uvm_get_port #(SFIFO_sequence_items) in;
122 uvm_put_port #(SFIFO_sequence_items_out) out;
123 //------------------------------------------------------------------------------------
124 function new(string name = "refmod_exec", uvm_component parent);
↪→
125 super.new(name, parent);
126 mod_ref = new();
127 in = new("in", this);
128 out = new("out", this);
129 endfunction
130 //------------------------------------------------------------------------------------
131 virtual function void build_phase(uvm_phase phase);
132 super.build_phase(phase);
133 uvm_report_info(get_full_name(),"Build phase called in Reference model",
UVM_LOW);↪→
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134 seq_out = SFIFO_sequence_items_out::type_id::create("seq_out", this);
↪→





















139 virtual task run_phase(uvm_phase phase);
140 super.run_phase(phase);






146 seq_out.r_data = mod_ref.pop(seq_in.read_request);
147 out.put(seq_out);
148 mod_ref.flag_update;
149 seq_out.fifo_full_status = mod_ref.full;
150 seq_out.halffull_fifo_status = mod_ref.almost_full;
151 seq_out.fifo_empty_status = mod_ref.empty;
152 seq_out.halfempty_fifo_status = mod_ref.almost_empty;
153 end








1 /* * Author: Vinoth Nagarajan
2 * RIT, NY, USA
3 * Module: SFIFO_monitor */
4
5 class SFIFO_monitor extends uvm_monitor;




8 uvm_analysis_port #(SFIFO_sequence_items) item_collected_port;
9 //--------------------------------------------------------------------------------------------
10 function new(string name="SFIFO_monitor", uvm_component parent=null);
↪→
11 super.new(name, parent);
12 item_collected_port = new ("item_collected_port", this);
13 endfunction: new
14 //------------------------------------------------------------------------------------------
15 virtual write_control_intf w_ctrl;
16 virtual read_control_intf r_ctrl;
17 virtual mem_array_intf memory_intf;
18 event begin_record, end_record;
19 //-------------------------------------------------------------------------------------------
20 virtual function void build_phase(uvm_phase phase);
21 super.build_phase(phase);
22 uvm_report_info(get_full_name(),"Build phase starts in monitor",
UVM_LOW);↪→
23 assert(uvm_config_db#(virtual write_control_intf)::get(this, "",
"w_ctrl", w_ctrl)); assert(uvm_config_db#(virtual
read_control_intf)::get(this, "", "r_ctrl", r_ctrl));
assert(uvm_config_db#(virtual






24 seq_item = SFIFO_sequence_items::type_id::create("seq_item", this);
↪→




28 virtual task run_phase(uvm_phase phase);
29 super.run_phase(phase);
30 uvm_report_info(get_full_name(),"Run phase starts in monitor", UVM_LOW);
↪→
31 collect_transactions(phase);




35 task collect_transactions(uvm_phase phase);




40 @(posedge w_ctrl.clk_write_logic) begin





























1 /* * Author: Vinoth Nagarajan
2 * RIT, NY, USA
3 * Module: SFIFO_monitor_out */
4
5 class SFIFO_monitor_out extends uvm_monitor;
6 //-------------------------------------------------------------------------------------------
`uvm_component_utils(SFIFO_monitor_out)↪→
7 uvm_analysis_port #(SFIFO_sequence_items_out) item_collected_port;
8 SFIFO_sequence_items_out seq_item;
9 //-------------------------------------------------------------------------------------------
10 function new(string name="SFIFO_monitor_out", uvm_component parent=null);
11 super.new(name, parent);
12 item_collected_port = new ("item_collected_port", this);
13 endfunction
14 //------------------------------------------------------------------------------------------
15 virtual write_control_intf w_ctrl;
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16 virtual read_control_intf r_ctrl;
17 virtual mem_array_intf memory_intf;
18 event begin_record, end_record;
19 //------------------------------------------------------------------------------------------
20 virtual function void build_phase(uvm_phase phase);
21 super.build_phase(phase);
22 uvm_report_info(get_full_name(),"Build phase starts in monitor_out",
UVM_LOW);↪→
23 assert(uvm_config_db#(virtual write_control_intf)::get(this, "",
"w_ctrl", w_ctrl));↪→
24 assert(uvm_config_db#(virtual read_control_intf)::get(this, "",
"r_ctrl", r_ctrl));↪→
25 assert(uvm_config_db#(virtual mem_array_intf)::get(this, "",
"memory_intf", memory_intf));↪→
26 seq_item = SFIFO_sequence_items_out::type_id::create("seq_item", this);
↪→




30 virtual task run_phase(uvm_phase phase);
31 super.run_phase(phase);
32 uvm_report_info(get_full_name(),"Run phase starts in monitor_out",
UVM_LOW);↪→
33 collect_transactions(phase);




37 task collect_transactions(uvm_phase phase);




42 @(posedge w_ctrl.clk_write_logic) begin
↪→










48 seq_item.fifo_empty_status = r_ctrl.empty_fifo_status;
↪→
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49 if(r_ctrl.read_request)
↪→




















1 /* * Author: Vinoth Nagarajan
2 * RIT, NY, USA
3 * Module: SFIFO_driver */
4










14 //Virtual interfaces declaration
15 virtual write_control_intf w_ctrl;
16 virtual read_control_intf r_ctrl;
17 virtual mem_array_intf memory_intf;
18 //------------------------------------------------------------------------------------------
19 virtual function void build_phase(uvm_phase phase);
20 `uvm_info(get_full_name(), "Build phase called in driver",
UVM_LOW)↪→
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21 super.build_phase(phase);
22 assert(uvm_config_db#(virtual write_control_intf)::get(this, "",
"w_ctrl", w_ctrl));
assert(uvm_config_db#(virtual
read_control_intf)::get(this, "", "r_ctrl", r_ctrl));
assert(uvm_config_db#(virtual
mem_array_intf)::get(this, "", "memory_intf", memory_intf));
`uvm_info(get_full_name(), "Build










25 //runs the necessary methods of the driver
26 virtual task run_phase(uvm_phase phase);
27 super.run_phase(phase);










36 //Resets the DUT
37 virtual protected task reset_dut;




41 w_ctrl.write_ack <= '0;
42 w_ctrl.write_pointer <= '0;
43 w_ctrl.full_fifo_status <= '0;
44 w_ctrl.halffull_fifo_status <= '0;
45 w_ctrl.write_request <= '0;
46 memory_intf.r_data <= 'x;
47 memory_intf.w_data <= 'x;
48 r_ctrl.read_ack <= '0;
49 r_ctrl.read_request <= '0;
50 r_ctrl.halfempty_fifo_status <= '0;
51 r_ctrl.empty_fifo_status <= '0;
52 r_ctrl.read_pointer <= '0;
53 @(posedge w_ctrl.reset);
54 end
55 uvm_report_info(get_full_name(),"End of reset_dut() method in driver
",UVM_LOW);↪→
56 endtask : reset_dut
57 //-------------------------------------------------------------------------------------------
58 //Drives the stimulus to the DUT
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59 virtual protected task drive(uvm_phase phase);
60 SFIFO_sequence_items stim;





66 uvm_report_info(get_full_name(),"Driving packet ...",UVM_LOW);
67 @(posedge w_ctrl.clk_write_logic) begin
↪→
68 memory_intf.w_data = stim.w_data;
↪→
















1 /* * Author: Vinoth Nagarajan
2 * RIT, NY, USA
3 * Module: SFIFO_sequencer */
4
5 `define FIFO_MEM_DATA_WIDTH 16
6 //---------------------------------------------------------------------------------------
7 class SFIFO_sequence_items extends uvm_sequence_item;
8 rand bit read_request;
9 rand bit write_request;
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23 class SFIFO_sequence_items_out extends uvm_sequence_item;
























48 read_request: coverpoint seq.read_request;
49 write_request: coverpoint seq.write_request;





54 switch_coverage = new();
55 endfunction: new
56





62 class SFIFO_sequencer extends uvm_sequencer #(SFIFO_sequence_items);
63 `uvm_object_utils(SFIFO_sequencer)
64
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80 virtual task pre_body ();


















97 virtual task post_body();
98 if (starting_phase != null)
99 starting_phase.drop_objection (this);
100 endtask
101
102 endclass: SFIFO_sequence
103 //----------------------------------------------------------------------------------------------
